Failure Mechanism Traceability and Application in Human System Interface of Nuclear Power Plants using RESHA

Edward Chen\textsuperscript{a}, Han Bao\textsuperscript{b}, Tate Shorthill\textsuperscript{c}, Carl Elks\textsuperscript{d}, Nam Dinh\textsuperscript{e}

\textsuperscript{a}North Carolina State University, 2500 Stinson Dr., Raleigh, NC, 27607, USA, echen2@ncsu.edu
\textsuperscript{b}Idaho National Laboratory, P.O. Box 1625, MS 3860, Idaho Falls, ID 83415, USA, han.bao@inl.gov
\textsuperscript{c}University of Pittsburgh, 3700 O’Hara Street, Pittsburgh, PA 15261, USA, ths60@pitt.edu
\textsuperscript{d}Virginia Commonwealth University, Richmond, VA, USA, crelks@vcu.edu
\textsuperscript{e}North Carolina State University, 2500 Stinson Dr., Raleigh, NC, 27607, USA, ntdinh@ncsu.edu

Abstract: In recent years, there has been considerable effort to modernize existing and new nuclear power plants with digital instrumentation and control systems (DI&C). However, there has also been considerable concern both by industry and regulatory bodies for the risk and consequence analysis of these systems. Of particular concern are digital common cause failures (CCFs) specifically related to software defects. These “misbehaviors” by the software can occur in both the control and monitoring of a system. While many new methods have been proposed to identify potential software failure modes, such as Systems-theoretic Process Analysis (STPA), Hazard and Consequence Analysis for Digital Systems (HAZCADS), etc., these methods are focused primarily on the control action pathway of a system. In contrast, the information feedback pathway lacks unsafe control actions (UCAs), which are typically related to software basic events, and thus assessment of software basic events in such systems is unclear. In this work, we present the idea of intermediate processors and unsafe information flow (UIF) to help safety analysts trace failure mechanisms in the feedback pathway and how they can be integrated into a fault tree for improved assessment capability. The concepts presented are demonstrated in two comprehensive case studies, a smart sensor integrated platform for unmanned autonomous vehicles and another on a representative advanced human system interface (HSI) for safety critical plant monitoring. The qualitative software basic events are identified, and a fault tree analysis is conducted based on a modified Redundancy-guided Systems-theoretic Hazard Analysis (RESH) methodology. The case studies demonstrate the use of UIF and intermediate processors in the fault tree to improve traceability of software failures in highly complex digital instrumentation feedback. The improved method can also clarify fault tree construction when multiple component dependencies are present in the system.

1. INTRODUCTION

The versatility and capability of software on digital platforms is especially attractive to the nuclear industry which has routinely relied on analog counterparts. However, single and common cause software failures have become an increasing issue especially for digital instrumentation and control (DI&C) systems [1]. Systems theoretic process analysis (STPA) [2] is one of the more novel and well-known methods to identify software failure modes. Specifically, it identifies the type of loss scenarios software control systems can cause and the corresponding unsafe control actions (UCAs). A system must have “authority” over a physical process to enact control actions (e.g., sensors do not have authority over the process they are monitoring). Control actions become unsafe when they occur within particular contexts or conditions resulting in a defined loss [2]. It is important to note that UCAs are failure modes of the software and are focused on the control mechanisms available. These UCAs can also be integrated into a fault tree to assess causality between software basic events and top events. This concept was introduced in Hazard and Consequence Analysis for Digital Systems (HAZCADS) [3], where a hardware fault tree is constructed to included relevant UCAs. The Redundancy-guided Systems-theoretic Hazard Analysis (RESH) [4] expands on the concepts from HAZCADS to inform on the construction of integrated software fault trees for highly redundant DI&C systems [5]. RESHA

\* In this work, “failure” is used generally as an undesirable outcome by the system which include unintended design or “misbehaviors”.

Probabilistic Safety Assessment and Management PSAM 16, June 26-July 1, 2022, Honolulu, Hawaii
guides the structure of the integrated fault tree and the identification of common-cause failure basic through explicit consideration of the redundant architecture of the DI&C system’s divisions and modules. In STPA, the authors discuss the failure mechanisms behind UCAs, including inadequate control and process model, unsafe control input, and inadequate feedback and information [2]. In Figure 1, failure mechanisms of both the actuation and feedback pathways can be seen.

Figure 1. Failure mechanisms in the feedback and actuation pathway for UCAs adaptive from [2]

However, tracing failure mechanisms from UCAs can be convoluted in complex systems. This problem is further exacerbated in control-free systems whose only functionality include monitoring of a physical process. For example, in the Advanced Power Reactor 1400 (APR-1400) [6], monitoring of the reactor includes the Qualified Indication and Alarm System for Safety (QIAS-P), a safety critical system with no capability of controlling the reactor. Within a division of the QIAS-P, there are multiple intermediate feedback systems that parse, validate, and augment the data before forwarding. Expressing traditional UCA failure modes in this control-free system is difficult. Tracing the failure mechanisms is also difficult without defined failure modes. These problems also extend to conventional nuclear control systems, such as the reactor trip system (RTS) and engineered safety features and auxiliary systems (ESFAS) where control is dependent on various sensors and feedback systems. The purpose of this work is to clarify how the failure modes and mechanisms of complex information/feedback pathways can be classified and organized to show their impacts to system safety. Ultimately, we want to identify which areas of the DI&C system contribute the most risk to operation, whether it is inadequacies in the controller software or due to external factors such as failures in dependencies and sensors.

In this work, we propose a method to support the traceability of failure mechanisms in the information/feedback pathway with integration into fault trees. Specifically, unsafe information flow (UIF) is proposed to capture how monitoring and sensing systems can fail. A detailed description of UIF is provided, why UIFs are needed, and how they can be integrated into a fault tree. We also propose a revised method to structure fault trees to reflect internal and external failure mechanisms. RESHA is partially utilized in this work for the integrated fault tree construction. While this work is intended for safety critical monitoring and control-free systems, the method can also be applied to any system with dependencies on information from digital sources.

This work is part of the Platform for Risk Assessment in DI&C systems (PRADIC) project†. The object of this project is to provide effective quantitative and qualitative measurement tools to gauge the risk and reliability of modernization projects in existing and novel nuclear reactors [7].

† Known previously as Integrated Risk Assessment in DI&C systems (IRADIC)
2. THEORETICAL BACKGROUND

Before presenting the approach, the theory of software failure mechanisms and modes are discussed. Failure modes can be broadly defined as the manner in which a unit/component fails [7] within a system (i.e., or what went wrong). In HAZCADS [3], UCAs are added to fault trees as software failure modes as actions that can cause defined losses under worst-case scenarios. Failure mechanisms in contrast, are ways for the failure mode to occur and describe transitory states of the system [7], or simply the causes of failure. Under the same loss scenarios, failure mechanisms are the cause of UCAs. The failure mechanisms that are the focus of this work, are failures in the information/feedback system, known in this work as UIFs. Another common term that arises is root cause. Importantly failure mechanisms are not equivalent to root causes. A root cause describes the exact set of conditions or inadequacies in the system that results in a failure [8]. There can be multiple root causes for the same failure mechanism as how multiple failure mechanisms can lead to the same failure mode. For example, a failure mode may be that a controller fails to provide an action when needed. The failure mechanisms behind that failure mode could include, controller failed to receive feedback from dependent devices or sensors. The root cause for this failure mechanism could include the communication protocol between the two devices was configured incorrectly. In this work, we do not identify root causes behind failure modes. Rather, we categorize failure mechanisms into distinct groups that describe what can happen.

Mechanisms that can trigger UCAs, described [2], can be broadly categorized into two groups. Internal factors such as inadequacies in the control algorithm or process model and external factors such as inadequate feedback and information input from dependencies. In this first group, failure mechanisms manifest due to two primary deficiencies. The first is an incomplete design process where not all relevant constraints, requirements, or conditions needed for intended operation are considered. The second deficiency is an incomplete engineering/implementation process, where hidden assumptions or human errors in the software coding process results in residual defects. Hardware failures of the software platform are also included in the first group (i.e., integrated circuit burnout). The second group of failure mechanisms manifest in the transference of knowledge between systems. Specifically, these include failures in the data transmission infrastructure such as input-output ports, wires, sensors, excess noise, malicious spoofing, etc. as well as failures in dependent hardware and software devices. While mechanisms are identified in [2] and [3], the tracing of these mechanisms to specific DI&C components was not considered in the scope of their work. The primary difference between the mechanism groups is the location of the inadequacy. In group one, the failure is from an internal defect while in group two, the defect is external. This is used later to organize events in our fault tree.

For example, assume a digital pressurizer controller is implemented to control pressure in a pressurize via spray nozzles. The inputs to the controller include a digital pressure value transmitted from an analog to digital signal converter (ADC). The ADC itself is a digital integrated circuit that receives analog information from pressure sensors. When examining the pressurizer controller, potential UCAs that may lead to over pressurization of the system could include: 1) The controller does not provide SPRAY ON control signal to the spray nozzles when high system pressure is detected; or 2) The controller provides SPRAY ON signal to the spray nozzles too late when high system pressurization is detected. These UCAs are failure modes of the system as they describe what went wrong. The failure mechanisms for these UCAs could include internal mechanisms such as “spray controller turn ON setpoint too high”, but also external mechanisms such as software failures in the ADC (i.e., incorrect conversion of pressure analog signal results in seemingly normal values). Note, the mechanism describes a scenario that leads to a failure under a defined loss scenario but is not a failure by itself.

![Figure 2. Relationship between root cause, failure mechanism and modes, and UIF and UCAs.](image-url)
The UIFs are organized into four categories based on failures in feedback: (UIF-A) failure to provide information when needed; (UIF-B) providing information when not needed; (UIF-C) providing information but is either early, late, not in sync, or out-of-order; and (UIF-D) providing information that is too low or too high, not-a-number (NaN), or infinity (inf). UIF-B can most easily be related to actuation systems, that send information sporadically as needed (e.g., alarms, notification, and polling systems). UIF-C and UIF-D are related to continuous monitoring systems that transmit state information (e.g., real-time smart sensors). UIF-A can include both types of systems when state information or signals are missing. Chaining of UIF events is also a valid construction as failures in one information system can lead to failures in other information systems. In general, UIFs can only exist if UCA failure modes are possible (human controllers can also cause UCAs). UIFs must be traceable to the controller that ultimately consumes the information, regardless of the number layers between the UIF and the UCA. UIFs that cannot be traced to a defined failure mode, also cannot result in control failures. For example, a monitoring system with no controller or human to report to also has no influence over the physical process. In the pressurizer example, a lack of a controller would render UIF modelling of the ADC pointless, because the physical process state would not change regardless of the proper or improper output of the ADC.

In this work, the ADC is referred to as an intermediate processor. Specifically, they are physical subsystems that do not retrieve raw analog information (e.g., voltage difference from thermocouple) or has authority for control. Instead, intermediate processors only convert, augment, or modify information for other subsystems. While the pressurizer example only had one intermediate processor, in systems with multiple redundant and diverse intermediate processors (e.g., QIAS-P), the tracing of all software failure mechanisms can be convoluted. Intermediate processors are only used to refine the scope of analysis and the output signals of concern. An AD41111 is an example of a specific ADC device that can interpreted as an intermediate processor. Without this constraint, the tracing of information feedback failures can become convoluted especially for software variables. Realistic complex software systems may have hundreds of arbitrary variables that feed into dependent functions, modeling each would only unnecessarily complicate the assessment.

3. METHODOLOGY

As mentioned previously, UIFs are identified based on the physical separation of hardware components for intermediate processors. A top-down systems analysis approach (i.e., STPA) is used to deconstruct the control or monitoring system into relevant subsystems and components. Here, it is important to identify the major hardware components, the inputs and outputs of each module, and the dependency across components. For general purpose monitoring systems, there may be multiple outputs from the physical system. Each variable is assumed to have equal importance in the analysis and treated as a batch. Any incorrect signal in the batch is assumed to trigger the corresponding UIF (i.e., 1 out-of 5 output signals is missing when needed is considered a UIF-A event).

The types of UIFs are described and follow similar categories as UCAs. In table 1, the original UCAs are provided for comparison against UIF formulation. In UCA-A, a control action is missing when needed, causing a hazard. UIF-A is similar where feedback is missing when needed, causing a hazard. This event is applicable to both discrete (i.e., alarms) and continuous (i.e., real-time sensor) monitoring systems. In UCA-B, a control action is provided when not needed, causing a hazard. UCA-B is an example of spurious actuation. UIF-B is when feedback about a process is provided when unexpected. For example, an alarm triggers spuriously when the physical state is normal. UIF-B is not applicable for continuous monitoring as feedback in such systems will always be needed. Rather, in continuous monitoring systems, Type C and Type D failures are more applicable. In UIF-C, the feedback timing is incorrect or out-of-sync with the physical process. This can occur when the timestamps reported by the system are not aligned with actual time. UCA-D, the control action is stopped too soon or applied too long. For information systems, this is equivalent to the feedback value being incorrect. For example, the received sensor value is lower than it should be or if the system provides unintelligible feedback, i.e., Not a Number (NaN), infinity (Inf), or nonsensical feedback (i.e., garbage). Duplicate UIFs across
redundant divisions are treated as common cause software failure events. After relevant modules and UIFs have been identified, they can be included in the integrated fault tree.

### Table 1. Comparison between Unsafe control actions and information flows

<table>
<thead>
<tr>
<th>Unsafe Control Action (UCA)</th>
<th>Type A</th>
<th>Type B</th>
<th>Type C</th>
<th>Type D</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Control action not provided causing hazard</td>
<td>Control action provided causing hazard</td>
<td>Control action is early, late, or out of order</td>
<td>Control action is stopped too soon or applied too long</td>
</tr>
<tr>
<td>Unsafe Information Flow (UIF)</td>
<td>Feedback is missing when needed causing hazard</td>
<td>Feedback is provided when not needed causing hazard</td>
<td>Feedback is early, late, out-of-sync, or out of order</td>
<td>Feedback value is too low, too high, NaN, or Inf</td>
</tr>
</tbody>
</table>

Construction of the integrated fault trees follows a similar methodology as described in RESHA. For brevity, the major steps in the method are provided. First, define the top event targeted for assessment. Next, identify hardware modules that can lead to this top event and identify dependencies. The construction of the initial fault tree is thus a hardware fault tree consisting of hardware failure basic events. Two empty branches are also assigned, a placeholder software failure branch and dependency branch. The software failure branch is intended to include only controller software failure modes (UCAs) caused by group 1 internal failure mechanisms. For intermediate processors, the UCAs under this branch are replaced with UIFs caused by group 1 internal failure mechanism. The dependency branch includes components that the current component depends on (i.e., other intermediate processors, sensors, other controllers etc.). Group 2 external failure mechanisms to the current component are added under this branch. By sufficient iteration, all software basic events can be represented as group 1 internal failure mechanisms. In Figure 3, an example of the integrated fault tree is provided.

![Figure 3](image.png)

Figure 3. Sample construction of integrated fault tree with inclusion of intermediate processors, and UCAs/UIFs through separation of internal and external failure mechanism.

One concern that fault tree developers may have, is the double counting and organization of basic events. As failure mechanisms (UIF) lead to failure modes (UCA), it would make more logical sense to organize the tree where UIFs lead to UCAs (left, Figure 4). UCA-A and UCA-B are caused by the same dependent device, which, due to an internal defect, can be caused by either UIF-A or UIF-B. By this configuration, it would suggest that UIF-A and UIF-B are common cause events to UCA-A and UCA-B. This is not possible for single controllers as control actions are mutually exclusive (i.e., a controller cannot do two actions concurrently). Furthermore, the UCAs are no longer basic events, and the organization of the tree must be significantly modified. The separation between the internal and external failure mechanisms also becomes convoluted. Lastly, while the two trees in Figure 4 seem to be different, following idempotent addition law in fault tree construction [8], the two trees are actually equivalent when calculating the top event. An important assumption here is that UIFs will always trigger...
UCA failure modes under the worst conditions. This assumption is reasonable as controller dependencies that fail will trigger a hazardous condition for the controller, thus initiating a UCA. It is thus, recommended that the right proposed fault tree configuration is utilized. The immediate benefit is the separation between failures caused by internal and external mechanisms, which offers better clarity when tracing events. It allows analysts to compare the number of internal and external factors that can cause unsafe control actions thereby focusing on which areas of the system need improvement. Furthermore, dependency branches can be added to existing fault trees without modifying already identified UCA failure modes. This allows for UIFs to be incorporated into many existing methods like RESHA and HAZCADS. Ultimately, the goal is to understand which areas of the DI&C control system introduce more risk to operation (controller software vs. dependencies).

![Fault Tree Diagram](image)

**Figure 4.** Left, potential logical organization of fault tree. Right, proposed configuration of fault tree

4. **CASE STUDY**

Demonstration of the method proposed is conducted on two separate systems. The first system is a smart sensor platform [9] with a lightweight operating system (ChibiOS) [10]. The ChibiOS operating system is an example of an all-purpose multi-use resource management system. The ChibiOS is also compatible with multiple different hardware platforms and does not have a dedicated hardware to separate exact functionality. The ChibiOS software was used to control various functionalities of the smart sensor including filtering and processing of the analog sensor values. The main processor for the VCU sensor, STM32F4 ARM Cortex-M4, can be used for a variety of functions and can compute numerous intermediate variables. Conventional assessment of the operating system hardware or software would be difficult as tracing all arbitrary variables used would be highly labour intensive. The sensor software (including ChibiOS) and hardware was integrated as a physically separate module on the ARIES_2 Advanced Autopilot Platform for autonomous drone control. The main intended outputs from the sensor are pressure and temperature which are used by the ARIES system to determine true altitude which is then used to correct to desired altitude. This case study is used to demonstrate how failure mechanisms in generalized hardware architecture and complex software can be modelled with UIFs. An integrated fault tree is developed based on the overall system description.

The second case study is on a representative human system interface (HSI) modelled after the QIAS-P from the APR-1400. Note that this HSI is listed as a safety critical infrastructure for reactor trip safety. In addition, the HSI presented hereafter is not a true replica and mentioned components are assumed from public documentation. All specifications pertaining to the QIAS-P were derived from the publicly available design information (see reference [6]). While the exact design of the system is proprietary, sufficient detail was provided to approximate the structure of the system. This case study does not constitute a complete safety assessment but demonstrates how various interweaving and dependent modules can be modelled in a highly complex information retrieval system. The QIAS-P was implemented to provide safety critical information and alarm notification on the reactor state through various sensors such as the heated junction thermocouples (HJTCs) and core exit thermocouples (CETs). Within the system, there are two redundant divisions (A&B), which are assumed architecturally
identical, as diversity was not specified. Within each division, there are various value calculators that determine intermediate variables, such as the reactor coolant saturation margin (RCSM). There also exists diverse monitoring systems such as the Qualified Indication and Alarm System for Non-Safety (QIAS-N), the Diverse Instrumentation System (DIS), and information processing system (IPS). All systems have independent arrays of sensors and are physically isolated from each other. In this paper, only one control action is assessed for the entire monitoring system which is the operator manual reactor trip. It is likely the system(s) also influences other control actions but, in this work, only actions relevant to reactor trip safety were considered. No automated trip safety features can be influenced, because the monitoring systems were intended to be independent from the existing automatic RTS system and provide an alternative reading of the physical plant state. This case study is used to demonstrate how multiple layers of intermediate processors, within a complex multi-division DI&C architecture, can be modelled following UIF principles.

4.1 VCU Smart Sensor Integrated Fault Tree Analysis
The VCU smart sensor’s primary function is to provide readings for the adequate control of altitude [9]. The assumed top event for this assessment is assigned as “Autonomous drone crashes into ground due to incorrect sensor reading”. The corresponding hardware devices are now identified relevant to this top event. In Table 2, the various relevant hardware components and outputs are described. Note the STM32F4 while called a “microcontroller”, in this system, does not control a physical process. For clarification, digital data is represented as a square wave with pre-programmed voltage levels for binary 1s and 0s. Analog data is represented as a floating voltage level between 0 and the max output voltage. The first three sensors measure the various pressure and temperature readings required by the system. The MS4525DO outputs digital data via I2C communication protocol to the microcontroller. The MP3H6115A and MP3V5004DP both output analog data but are soldered on the same circuit board. For the STM microcontroller, only the onboard ADC is specified. Other integrated circuits related to the STM32FM407 could have been further elaborated but the direct impact to the top event was unclear and thus excluded. Selection of relevant hardware components is to the discretion of the safety analyst.

<table>
<thead>
<tr>
<th>Component ID</th>
<th>Function</th>
<th>Output Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>MS4525DO</td>
<td>Absolute or differential pressure and temperature sensor</td>
<td>Digital I2C data</td>
</tr>
<tr>
<td>MP3H6115A</td>
<td>Static pressure sensor (no software)</td>
<td>Analog voltage level</td>
</tr>
<tr>
<td>MP3V5004DP</td>
<td>Dynamic pressure sensor (no software)</td>
<td>Analog voltage level</td>
</tr>
<tr>
<td>ADC (STM32)</td>
<td>Analog to digital converter for microcontroller input channels</td>
<td>Digital data</td>
</tr>
<tr>
<td>STM32FM407</td>
<td>General purpose micro, calculates pressure, temperature, and Kalman-filtered pressure</td>
<td>Digital UART data</td>
</tr>
</tbody>
</table>

The hardware fault tree is constructed first from Table 2 (Figure 5). Empty branches associated with the software failures and the dependency failures are included for each digital component identified. The digital components in the VCU smart sensor include the MS4525DO, ADC, and STM32FM407. Under the top-level software failure branch, is a UCA of concern directly related to the top event. Failure mechanisms under the software failure branch include internal mechanisms specific to the controller. Primarily, failures in the controller algorithm (inadequate program requirements) or failures in the process model. Under the dependency branch, includes the VCU smart sensor platform and all other hardware dependencies of the sensor. For instance, the smart sensor depends upon the MS4525DO, MP3H6115A, and MP3V5004DP sensors for state awareness. It also depends on the ADC embedded on the STM32F4M407 to convert analog signals to readable digital signals. The potential UIFs that can lead to the top event are if any of the readings are reported higher than true (UIF-D). This is possible in the ADC converter, the MS4525DO sensor head, and in the UART communication from the STM32FM407. The qualitative information that can be drawn from the fault tree (Figure 5) are thus the various UIF feedback failure mechanisms in the sensory system that can lead to the top event. An example of a UIF occurring could be the default output state of the MS4525DO is absolute pressure and not differential pressure. If the STM32FM407 assumes that the MS4525DO is reporting differential
pressure, the system may falsely report that the change in pressure is always positive. This would ultimately inform the altitude controller incorrectly when conducting adjustments. Note that the operating system, ChibiOS, that implements the software, is not included in the fault tree. This is because an operating system cannot be uniquely identified by a single component but is a composition of various integrated circuits. However, the exclusion of the operating system does not detract from the overall usefulness of the assessment. All intended outputs of the system (temperature, pressure, and differential pressure) can be modelled without explicitly modelling the operating system. If the intention of the VCU smart sensor is to offer reliability like in nuclear reactor systems, the immediate conclusion drawn from the qualitative assessment is the need for additional device redundancy. Specifically, for improved resiliency against single failures, an additional STM32FM407 board can be implemented in parallel. In addition, a changing the software to treat the three onboard sensors as redundant and diverse backups to each other would improve resiliency against CCF. For example, the MP3H6115A and MP3V5004DP both sense pressure in different ways and may be used as diverse protection against CCF software failures of the MS4525DO.

![Fault Tree Diagram](image)

Figure 5. Full fault tree for VCU smart sensor device with failure mode and mechanism tracing

### 4.2 Human System Interface Integrated Fault Tree Analysis

In this case study, only the redundancies within the QIAS-P human system interface were considered. From documentation, the system is comprised of programmable logic controllers (PLCs). PLCs are general DI&C systems that can execute any program instructions. In this work, it is assumed that one PLC implements one function. The potential top event relevant to reactor trip safety is “Reactor fails to trip when needed causing core damage”. From [6], the following major functions were identified (Table 3). The major outputs of the system identified include the variables for the heated junction thermocouple (HJTC), reactor vessel level (RVL), reactor coolant saturation margin (RCSM), core exit temperature (CET), and margin until inadequate core cooling (ICC). In essence, the system is comprised of value
calculators that modify the input variables from the raw sensory information, and an alarm system that reads the plant state and alerts the operator to abnormal conditions. Note that all these components are considered intermediate processors as they do not have control authority. The abridged control structure diagram can be seen in Figure 6.

As mentioned previously, UIFs must be traceable to UCAs to have meaningful impact to the system. In this case, the only controller in the entire system is the human operator. A possible UCA that can lead to the top event is “Operator does not engage undervoltage trip breakers (A1, A2, B1, or B2) under abnormal operational conditions (UCA-A) due to interface confusion.” Note, for humans, the software failure branch is replaced with “procedural failure”. The cause of this event could exist within the QIAS-P subsystems. For instance, the “RCSM alarm does not alert operator when available coolant saturation margin decreases below setpoint (UIF-A).” This could be an internal failure, where the setpoint was incorrectly set, or an external issue where one of the dependent sensors or intermediate processors has failed. In the abridged control diagram (Figure 6), the RCSM Alarm depends on the RCSM calculator, the HJTC ADC, the CET ADC, as well as the corresponding sensors.

Table 3. Major digital components identified within one division of the HSI system

<table>
<thead>
<tr>
<th>Component ID</th>
<th>Function</th>
<th>Digital Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICC Calculator</td>
<td>Uses HJTC temperature, RVL, RCSM, and CET to determine margin until ICC.</td>
<td>Margin until ICC</td>
</tr>
<tr>
<td>HJTC temp. Calculator</td>
<td>Takes differential HJTC data and calculates to temperature.</td>
<td>Core temperature</td>
</tr>
<tr>
<td>RVL Calculator</td>
<td>Takes differential HJTC data, hot and cold leg, pressure, and vessel head to determine coolant level.</td>
<td>Coolant level</td>
</tr>
<tr>
<td>RCSM Calculator</td>
<td>Takes differential HJTC and absolute CET digital data and converts to coolant saturation margin</td>
<td>Coolant saturation margin</td>
</tr>
<tr>
<td>CET Calculator</td>
<td>Takes raw CET digital data and calculates coolant core exit temperature.</td>
<td>Coolant exit temperature</td>
</tr>
<tr>
<td>ICC Alarm</td>
<td>Compares the available ICC margin with setpoint, triggers alarm for operator if exceeding</td>
<td>Boolean / alarm to operator</td>
</tr>
<tr>
<td>HJTC Alarm</td>
<td>Compares the true core temperature with setpoint, triggers alarm for operator if exceeding</td>
<td>Boolean / alarm to operator</td>
</tr>
<tr>
<td>RVL Alarm</td>
<td>Compares the available coolant level with setpoint, triggers alarm for operator if exceeding</td>
<td>Boolean / alarm to operator</td>
</tr>
<tr>
<td>RCSM Alarm</td>
<td>Compares the available coolant saturation margin with setpoint, triggers alarm for operator if exceeding</td>
<td>Boolean / alarm to operator</td>
</tr>
<tr>
<td>CET Alarm</td>
<td>Compares the true core exit temperature with setpoint, triggers alarm for operator if exceeding</td>
<td>Boolean / alarm to operator</td>
</tr>
<tr>
<td>HJTC ADC</td>
<td>Converts the analog HJTC voltage readings from the core sensors to digital logic</td>
<td>Raw core temperature</td>
</tr>
<tr>
<td>CET ADC</td>
<td>Converts the analog CET voltage readings from the upper plenum to digital logic</td>
<td>Raw coolant exit temperature</td>
</tr>
</tbody>
</table>
The abridged fault tree can be seen in Figure 7. In the full fault tree, a total of 43 minimal software cut sets were discovered. Three representative sets are listed in Table 4 as examples. In cut set #1, a latent internal software failure in the HJTC value calculator results in a nominal (but lower) than real state reading (UIF-D). This can cause both an inter- and intra-division level common cause failure. As both divisions A&B are assumed to be redundant and not diverse, a software defect would impact HJTC value calculators in both divisions. Furthermore, the output from the HJTC calculator is also used in the HJTC temperature alarm and margin for ICC calculator and alarm, causing an intra-division common failure source. The multiple dependent subsystems would also reflect safer than true state. The top event is thus triggered as the operator is unaware the software has failed, and the reactor is hotter than anticipated. A similar scenario can occur for cut set #2, where the lack of diversity among divisions makes the alarm system susceptible to common cause failures via software defects (whether by design or by implementation). In cut set #3, a software failure of the ADC would impact the most components in the system. Of the twelve components, nine would experience an intra-division common cause failure, specifically a failure due to dependency on a singular source. This result was not unexpected.

The primary causes of CCF in the system can be traced back to the lack of diversity by the two QIAS-P redundant divisions. From the documentation, there is sufficient validity to this argument as it is neither explicitly nor implicitly implied that design diversity is considered [6]. The justification for the original designers was that the IPS and DIS would act as diverse backups to the QIAS-P should a software CCF be speculated. However, the IPS is not listed as a safety critical system, monitors different sensor parameters to the QIAS-P system, and is not originally intended for accident scenarios. Furthermore, the DIS, while available in speculated CCF, has significantly reduced capabilities than the QIAS-P. Relevant key safety parameters such as reactor coolant saturation margin are not determined by the DIS. This suggests, that as the first primary source of safety information to the operator, diversity among QIAS-P divisions should be considered or a secondary monitoring system should be considered safety critical (i.e., the IPS). These are examples of recommendation that can be made to the designers to prevent issues identified in the system (not applicable to the real QIAS-P). Risk assessment of identified CCF events should also be conducted to make adequate risk-informed recommendations.

### Table 4. Minimal software cut sets

<table>
<thead>
<tr>
<th>#</th>
<th>Cut Set / Basic Event Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Division A&amp;B HJTC calculators provide lower than real core temperature measurements under abnormal conditions (UIF-D)</td>
</tr>
<tr>
<td>2</td>
<td>Division A&amp;B CET alarm does not trigger when coolant exit temperature exceeds acceptable margin (UIF-A)</td>
</tr>
<tr>
<td>3</td>
<td>Division A&amp;B HJTC ADC provide lower than real digital core temperature conversion from analog signal (UIF-D)</td>
</tr>
</tbody>
</table>
5. CONCLUSION

In this work, a new method for formulating fault trees to include information pathways is proposed. Unlike conventional methods, the addition of intermediate processors and UIFs allow analysts flexibility when it comes to assessing failure mechanisms in the information pathway. No existing method were discovered that trace failures in the information system, which is why the authors believe these concepts will be useful to safety analysts. The method was demonstrated on two completely different systems. The first was a smart digital sensor with a light-weight operating system and peripherals. The second was a representation of the APR-1400 QIAS-P, a highly complex human system interface with no control authority. Integrated fault trees were developed for both DI&C systems to assess the potential hardware and software failure modes and mechanisms for dependent devices. Future work includes the quantification of the identified UIFs and methods to gather evidence for software reliability.

![Diagram of integrated fault tree](image)

Figure 7. Abridged integrated fault tree of one redundant division of the HSI with UCA/UIF failures

Acknowledgements

This submitted manuscript was authored by a contractor of the U.S. Government under DOE Contract No. DE-AC07-05ID14517. Accordingly, the U.S. Government retains and the publisher, by accepting the article for publication, acknowledges that the U.S. Government retains a nonexclusive, paid-up, irrevocable, worldwide license to publish or reproduce the published form of this manuscript, or allow others to do so, for U.S. Government purposes. This information was prepared as an account of work sponsored by an agency of the U.S. Government. Neither the U.S. Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. References herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the U.S. Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the U.S. Government or any agency thereof.
References


